ADuC/ADuC/ADuC Rev. B. Document Feedback. Information furnished by Analog Devices is believed to be accurate and reliable. However, no. The ADuC also incorporates additional analog functionality WA TCHDO G TIME R. UART,I2C AND SPI. SERIA L I/O. ADuC XT AL2 .. data sheet. ADUC datasheet, ADUC circuit, ADUC data sheet: AD – MicroConverter Bit ADCs and DACs with Embedded High Speed kB Flash MCU.
|Published (Last):||12 April 2013|
|PDF File Size:||4.81 Mb|
|ePub File Size:||11.36 Mb|
|Price:||Free* [*Free Regsitration Required]|
Documents Flashcards Grammar checker. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of avuc841 respective owners.
The microcontroller is an optimized core offering up to 20 MIPS peak performance. BoxNorwood, MAU. A Added Patent Note, Note ADC linearity is guaranteed during normal MicroConverter core operation. Reduced code range of to0 V to VDD range.
DAC in unbuffered mode tested with OP external adud841, which has a low input leakage current. Power-up time for the internal reference is determined by the value of the decoupling capacitor chosen for the CREF pin. Retention lifetime based on an activation energy of 0. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied.
Operation beyond the maximum operating conditions for extended periods may affect product reliability. Port 1 is an 8-bit input port only. Unlike the other ports, Port 1 adduc841 to analog input mode. To configure this port pin as a digital input, write a 0 to the port bit.
Timer 2 Digital Input T2. When enabled, Counter 2 is incremented in response to a 1 to 0 transition of the T2 input. Input Port 1 P1.
T2EX is a digital input. Analog Positive Supply Voltage. AGND is the ground reference point for the analog circuitry. Decoupling Input for On-Chip Reference. Voltage Output from DAC0. This pin is a no connect on the ADuC Voltage Output from DAC1. A high level on this pin for 24 master clock cycles while the oscillator is running resets the device.
Port 3 is a bidirectional port with datashee pull-up resistors. Port 3 pins that have 1s written to dataheet are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 3 pins being pulled externally low source current because of the internal pull-up resistors.
Programmable edge or level triggered interrupt input; can be programmed to one of two priority levels. This pin can also be used as a gate control input to Timer 0. This pin can also be used as a gate control input to Timer 1. Digital Positive Supply Voltage. DGND is the ground reference point for the digital circuitry.
PWM outputs can be configured to use Port 2. This pin function must be enabled via the CFG register.
Analog Devices ADuC841
A low to high transition on this input puts the track-and-hold into hold mode and starts the conversion. Latches the data byte from Port 0 into the external data memory. Enables the external data memory to Port 0. Port 2 is a bidirectional port with internal pull-up resistors.
Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low source current because of the internal pull-up resistors.
External Memory Addresses A8. Port 2 emits the middle order address byte during accesses to the external bit external data memory space. External Memory Addresses A Port 2 emits the high order address byte during accesses to the external bit external data memory space. External Dxtasheet Addresses A9.
Input to the Inverting Oscillator Amplifier. Output of datasgeet Inverting Oscillator Amplifier. Port 2 emits the middle-order address byte during accesses to the external bit external data memory space. Port 2 emits the high-order address datasheeh during accesses to the external bit external data memory space. External Access Enable, Logic Input. When held high, this input enables the device to fetch code from internal program memory locations.
The devices do not support external code memory. Do not leave this pin floating. Program Store Enable, Logic Output. This pin remains low during internal program execution.
PSEN enables serial download mode when pulled low through a resistor on power-up or reset. On reset, this pin momentarily becomes an input and the status of the pin is sampled.
If there is no pull-down resistor in place, the pin goes momentarily high and then user code executes. Address Latch Enable, Logic Output. This output latches the low byte and page byte for bit address space accesses of the address into external data memory. Port 0 pins that have 1s written to them float, and in that state can be used as high impedance inputs. External Memory Address A0. Port 0 is also the multiplexed low darasheet address and data bus during accesses to external data memory.
In this application, it uses strong internal pull-up resistors when emitting 1s. External Memory Address A1.
aduc datasheet & applicatoin notes – Datasheet Archive
External Memory Address A2. External Memory Address A3. External Memory Address A4. External Memory Address A5. External Memory Address A6. External Memory Address A7.
Port 2 emits the middle address byte during accesses to the external bit external data memory space. Port 2 emits the high-order address byte during accesses to the external bit external data memory space. In this application, it uses strong internal pull-ups when emitting 1s. When enabled, Counter 2 is incremented in response to a 1-to-0 transition of the T2 input.
Relative accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error. Differential Nonlinearity The amount of time it takes for the output to settle to a specified level for a full-scale input change.
It is specified as the area of the glitch in nV-sec. The deviation of the first code transition The signal is the rms amplitude of the fundamental. The ratio depends on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The ADC is using its internal reference 2. The plot illustrates an excellent code distribution pointing to the low noise performance of the on-chip precision ADC.
The plot again illustrates a very tight code distribution of 1 LSB with the majority of codes appearing in one output pin. Figure 17 and Figure 18 show typical FFT plots for the parts. These plots were generated using an external clock input. Figure 19 and Figure 20 show typical dynamic performance versus external reference voltages. Again, excellent ac performance can be observed in both plots with some roll-off being observed as VREF falls below 1 V. Figure 21 shows typical dynamic performance versus sampling frequency.
SNR levels of 71 dB are obtained across the sampling range of the parts. Figure 22 shows the voltage output of the on-chip temperature sensor versus temperature.
A Page 20 of 95 0. A Page 21 of 95 —0.